6.3 GHz Compact USB Real-Time Spectrum Analyzer

SAM-60 M3

Product Brochure V1.0

2023-10-18

- 9 kHz~6.3 GHz real-time spectrum analyzer
- Integrated 100 kHz-6.3 GHz analog signal generator (opt.)
- 100 MHz analysis bandwidth, 300 GHz/sec spectrum sweep speed, FPGA signal processing
- 1GHz phase noise: -114 dBc/Hz@10kHz
- Equipped with preamplifier, 1GHz DANL: -166.6 dBm/Hz
- Core module supported, weight 168g, size 142×54×16mm, power consumption 7-10W
- Highly compatible API interfaces and SAStudio4 GUI
- Compatible with ARM and x86 processors, Linux and Windows operating systems
- Operating temperatures range from -20 oC/-40 oC to 65 oC (option)
- Built-in OCXO (option), temperature drift≤0.15 ppm
- USB3.0/2.0 Type-C interface





Indicator test basis Hardwar	re Version: R5 API: 0.55.12	2 FPGA: 0.55.2	MCU: 0.55.9	SAS4: 1.55.57			
Frequency							
Frequency	0 141-26 3 611-						
Frequency Range		9 kHz~6.3 GHz					
Initial Frequency Accuracy	<1 ppm, supporting program manual correction						
Reference Clock	Internal or external, pro temperature drift<1 pp						
Spectrum Purity							
SSB Phase Noise		dBo	:/Hz				
Carrier Frequency	500 MHz	1 GHz	3 GHz	6 GHz			
1 kHz	-112.8	-107.5	-99.3	-93.1			
10 kHz	-120.6	-114.2	-103.6	-101.2			
100 kHz	-120.1	-112.5	-101.8	-99.3			
1 MHz	-134.1	-132.8	-127.7	-122.7			
Residual Response Spurious rejection on	Frequency Range	R.L.=0 dBm	R.L.=-20 dBm	R.L.=-50 dBm			
dBm, RBW =1 kHz, positive	100kHz~100MHz	-90	-104	-132			
peak detector	100MHz~6.3GHz	-90 -79	-103 -97	-111 -120			
Residual Response Spurious rejection off	100kHz~100MHz 100MHz~6.3GHz	-79 -90	-97	-120			
Image Frequency Suppression	>90 dBc (spurious rejecti			J.			
	>30 dBC (spurious rejecti	on on, typical value), >55	dbc (spurious rejection	on, typical value)			
Local Oscillator Related Spurious	<-65 dBc (Offset Center F	requency +/- (N/M)*125	SMHz, N/M = 1,2,3,4,5)				
Signal Processing							
Analysis Bandwidth	Maximum 100 MHz, Dec	imate Factor:1		Maximum 100 MHz, Decimate Factor:1			
IQ Data	125MSPS, Decimate factor: 1,2,4,8,16,32,64128,256,512,1024,2048,4096 supported (FPGA)						
• • • •	125NISPS, Decimate facto	or: 1,2,4,8,16,32,64128,2	256,512,1024,2048,4096	supported (FPGA)			
	The built-in memory de		256,512,1024,2048,4096	supported (FPGA)			
	The built-in memory de Supports continuous au	epth is 128 Mbytes nd uninterrupted stora	ge when the data gene	eration rate is less t			
Storage Depth	The built-in memory de Supports continuous at the bus bandwidth, and	epth is 128 Mbytes nd uninterrupted stora d the storage depth is c	ge when the data gene	eration rate is less t			
Storage Depth External Trigger Response	The built-in memory de Supports continuous at the bus bandwidth, and Maximum response frequ	epth is 128 Mbytes nd uninterrupted stora d the storage depth is c	ge when the data gene	eration rate is less t			
Storage Depth External Trigger Response Analog IF Output	The built-in memory de Supports continuous at the bus bandwidth, and	epth is 128 Mbytes nd uninterrupted stora d the storage depth is c	ge when the data gene	eration rate is less t			
Storage Depth External Trigger Response Analog IF Output Amplitude	The built-in memory de Supports continuous at the bus bandwidth, and Maximum response frequency Not available	epth is 128 Mbytes nd uninterrupted stora d the storage depth is o uency 500 times/sec	ge when the data gene only limited by the hard	eration rate is less t I disk capacity			
Storage Depth External Trigger Response Analog IF Output Amplitude Maximum safe input power	The built-in memory de Supports continuous at the bus bandwidth, and Maximum response frequency Not available	epth is 128 Mbytes and uninterrupted stora d the storage depth is of uency 500 times/sec 30 MHz~6.3 GHz and the	ge when the data gene only limited by the hard the preamplifier off (R.L.	eration rate is less t I disk capacity ≥ 0 dBm)			
Storage Depth External Trigger Response Analog IF Output Amplitude Maximum safe input power (CW)	The built-in memory de Supports continuous at the bus bandwidth, and Maximum response frequency Not available 26 dBm 10 dBm	epth is 128 Mbytes and uninterrupted stora d the storage depth is of uency 500 times/sec 30 MHz~6.3 GHz and the	ge when the data gene only limited by the hard	eration rate is less t I disk capacity ≥ 0 dBm)			
External Trigger Response Analog IF Output Amplitude Maximum safe input power (CW) Maximum DC Voltage	The built-in memory de Supports continuous at the bus bandwidth, and Maximum response frequency Not available 26 dBm 10 dBm ±15 VDC	epth is 128 Mbytes and uninterrupted stora d the storage depth is of uency 500 times/sec 30 MHz~6.3 GHz and the	ge when the data gene only limited by the hard the preamplifier off (R.L.	eration rate is less t I disk capacity ≥ 0 dBm)			
Storage Depth External Trigger Response Analog IF Output Amplitude Maximum safe input power (CW) Maximum DC Voltage Display Range	The built-in memory de Supports continuous at the bus bandwidth, and Maximum response frequency Not available 26 dBm 10 dBm ±15 VDC DANL~26 dBm	epth is 128 Mbytes and uninterrupted stora d the storage depth is of uency 500 times/sec 30 MHz~6.3 GHz and the	ge when the data gene only limited by the hard the preamplifier off (R.L.	eration rate is less t I disk capacity ≥ 0 dBm)			
Storage Depth External Trigger Response Analog IF Output Amplitude Maximum safe input power (CW) Maximum DC Voltage Display Range Amplitude Accuracy	The built-in memory de Supports continuous at the bus bandwidth, and Maximum response frequence Not available 26 dBm 10 dBm ±15 VDC DANL~26 dBm ±1.5 dB	epth is 128 Mbytes and uninterrupted stora d the storage depth is of uency 500 times/sec 30 MHz~6.3 GHz and to 100 kHz~30 MHz or pro-	ge when the data gene only limited by the hard the preamplifier off (R.L.	eration rate is less t I disk capacity ≥ 0 dBm)			
Storage Depth External Trigger Response Analog IF Output Amplitude Maximum safe input power (CW) Maximum DC Voltage Display Range Amplitude Accuracy	The built-in memory de Supports continuous at the bus bandwidth, and Maximum response frequency Not available 26 dBm 10 dBm ±15 VDC DANL~26 dBm	epth is 128 Mbytes and uninterrupted stora d the storage depth is of uency 500 times/sec 30 MHz~6.3 GHz and to 100 kHz~30 MHz or pro-	ge when the data gene only limited by the hard the preamplifier off (R.L.	eration rate is less t I disk capacity ≥ 0 dBm)			
Storage Depth External Trigger Response Analog IF Output Amplitude Maximum safe input power (CW) Maximum DC Voltage Display Range Amplitude Accuracy IF in-band spectrum ripple	The built-in memory de Supports continuous at the bus bandwidth, and Maximum response frequency Not available 26 dBm 10 dBm ±15 VDC DANL~26 dBm ±1.5 dB ±1.75 dB (100 MHz analogous)	apth is 128 Mbytes and uninterrupted stora of the storage depth is of uency 500 times/sec 30 MHz~6.3 GHz and of 100 kHz~30 MHz or properties and the storage depth is of the storage depth is of uency 500 times/sec	ge when the data gene only limited by the hard the preamplifier off (R.L. reamplifier on (R.L. <0 dB	eration rate is less to disk capacity ≥ 0 dBm) sm)			
Storage Depth External Trigger Response Analog IF Output Amplitude Maximum safe input power (CW) Maximum DC Voltage Display Range Amplitude Accuracy IF in-band spectrum ripple Reference level (R.L.) RF Preamplifiers	The built-in memory de Supports continuous at the bus bandwidth, and Maximum response frequency Not available 26 dBm 10 dBm ±15 VDC DANL~26 dBm ±1.5 dB ±1.75 dB (100 MHz analogous)	epth is 128 Mbytes and uninterrupted stora d the storage depth is of uency 500 times/sec 30 MHz~6.3 GHz and to 100 kHz~30 MHz or pi or of IF bandwidth) guency ≥ 30MHz) are e	ge when the data gene only limited by the hard the preamplifier off (R.L. reamplifier on (R.L. <0 dB	eration rate is less to disk capacity ≥ 0 dBm) sm)			
Storage Depth External Trigger Response Analog IF Output Amplitude Maximum safe input power (CW) Maximum DC Voltage Display Range Amplitude Accuracy IF in-band spectrum ripple Reference level (R.L.)	The built-in memory de Supports continuous at the bus bandwidth, and Maximum response frequence Not available 26 dBm 10 dBm ±15 VDC DANL~26 dBm ±1.5 dB ±1.75 dB (100 MHz analoge) -50 dBm~23 dBm Converting bands (frequence)	epth is 128 Mbytes and uninterrupted stora d the storage depth is of uency 500 times/sec 30 MHz~6.3 GHz and to 100 kHz~30 MHz or pi or of IF bandwidth) guency ≥ 30MHz) are e	ge when the data gene only limited by the hard the preamplifier off (R.L. reamplifier on (R.L. <0 dB	eration rate is less to disk capacity ≥ 0 dBm) sm)			
Storage Depth External Trigger Response Analog IF Output Amplitude Maximum safe input power (CW) Maximum DC Voltage Display Range Amplitude Accuracy IF in-band spectrum ripple Reference level (R.L.)	The built-in memory de Supports continuous at the bus bandwidth, and Maximum response frequency Not available 26 dBm 10 dBm ±15 VDC DANL~26 dBm ±1.5 dB ±1.75 dB (100 MHz analogous) dBm~23 dBm Converting bands (frequency automatically turn on continuous)	epth is 128 Mbytes and uninterrupted stora of the storage depth is of uency 500 times/sec 30 MHz~6.3 GHz and free 100 kHz~30 MHz or pre and g IF bandwidth) quency ≥ 30MHz) are experienced as the prescription of the prescript	ge when the data gene only limited by the hard the preamplifier off (R.L. reamplifier on (R.L. <0 dB quipped with preample ≥ 10 dBm)	eration rate is less to disk capacity ≥ 0 dBm) sm)			

	l .					
Display Average Noise Level (DANL)	Frequency Range		R.L.= 0 dBm IFGainGrade = 3)	R.L.=-2 (IFGainG		R.L.=-50 dBm IFGainGrade = 3)
	9 kHz		-122	-13	34	-149
dBm/Hz	100kHz		-132	-14	40	-152
RBW=10kHz RMS detector	100 MHz~3.0	GHz	-129	-14	15	-161
			-			-158
Standard Spectrum Analysis	3.0 GHz~6.3 GHz		-129 -141		+1	-136
	Positive neek Negative neek Compling Average DMC May Dever					
Detector RBW	Positive peak, Negative peak, Sampling, Average, RMS, Max Power 0.1 Hz~10 MHz					
VBW						
Trace Function	0.1 Hz~10 MHz Sample, Positive Peak, Negative Peak, Local average, Maximum hold, Minimum hold, Average					hold Average
Data Chart	-					
Data Chart	SAStudio4 software provides regular spectrum, waterfall chart, and historical trace 310.3 GHz/s FPGA RBW≥250 kHz, B-Nuttal window, spurious rejection: Standard					
Sweep speed - Standard Spectrum Analysis	150.2 GHz/s	FPGA			ow, spurious reje	
	38.7 GHz/s	FPGA			w, spurious rejec	
,,,,,	1.8 GHz/s	CPU			v, spurious rejecti	
Detection Analysis/Zero Span	1.0 0112/3	C1 0	NOW-I KIIZ, B I	tattai wiiiaov	, spanous rejecti	on. Emilianeea
Highest Time Resolution	8 ns					
Maximum Analysis						
Bandwidth	100 MHz					
Detector	Positive peak, Ne	egative peak,	Sampling, Average,	RMS, Max Po	ower	
Real Time Spectrum Analysis						
FFT Analysis	Variable point FFT engine implemented by FPGA. frame rate compression and trace detection are supported. There is strictly no gap and overlap between FFT frames FFT refresh rate=10 ^ 9 ns/(N * D * 8 ns); POI = 2*N*D*8ns N is the number of FFT points (2048, 1024,512,256,128,64,32), and D is the decimate factor (1, 2, 4, 8,)					
	Typical Settings		FFT Refre	FFT Refresh Rate		POI
	N = 2048, D = 1		61,035 times /second		32.768 us	
	N = 32,	D = 1	3,906,250 tir	nes /second		
Real-time Analysis Bandwidth	100 MHz					
Window Function	B-Nuttall, FlatTop					
	14.73 MHz-3.59 kHz (Flattop window); 7.81 MHz~1.90 kHz (B-Nuttall); 13 grades for each window type					
RBW		kHz (Flattop w	indow); 7.81 MHz~	1.90 kHz (B-i	Nuttall); 13 grad	des for each window
Amplitude Resolution		kHz (Flattop w	indow); 7.81 MHz~	1.90 kHz (B-I	Nuttall); 13 grad	des for each window
	type	kHz (Flattop w	indow); 7.81 MHz~	1.90 kHz (B-I	Nuttall); 13 grad	des for each window
Amplitude Resolution	type		<u> </u>	1.90 kHz (B-I	Nuttall); 13 grac	des for each window
Amplitude Resolution Signal generator (option)	type 0.75 dB	Hz, 10 Hz fo	r each step	1.90 kHz (B-I	Nuttall); 13 grad	des for each window
Amplitude Resolution Signal generator (option) Frequency range	type 0.75 dB 100 kHz~6.3 GH	Hz, 10 Hz fo	r each step	1.90 kHz (B-I	Nuttall); 13 grad	des for each window
Amplitude Resolution Signal generator (option) Frequency range Power range VSWR	100 kHz~6.3 GH -50 dBm~0 dBm <2.0:1	Hz, 10 Hz fo	r each step	<u> </u>	Nuttall); 13 grad	des for each window
Amplitude Resolution Signal generator (option) Frequency range Power range VSWR Non-harmonic spurs	100 kHz~6.3 GH -50 dBm~0 dBm <2.0:1 <-50 dBc	Hz, 10 Hz fo	each step each step 30 MH	z~6.3 GHz		
Amplitude Resolution Signal generator (option) Frequency range Power range VSWR Non-harmonic spurs Harmonic wave	100 kHz~6.3 GH -50 dBm~0 dBm <2.0:1 <-50 dBc 100 kHz~30 MH	dz, 10 Hz fo n, 0.25 dB for z 30 MHz	r each step reach step 30 MH	z~6.3 GHz Hz~3 GHz	3 GHz~3.2 GHz	3 GHz~6.3 GHz
Amplitude Resolution Signal generator (option) Frequency range Power range VSWR Non-harmonic spurs Harmonic wave Second harmonic	type 0.75 dB 100 kHz~6.3 GH -50 dBm~0 dBm <2.0:1 <-50 dBc 100 kHz~30 MH <-10 dBc	dz, 10 Hz fo n, 0.25 dB for z 30 MHz ⁻ <-10	r each step reach step 30 MH reach GHz 1.6 GHz 4 CHz 4 CHz 5 CHz 7 CHz 7 CHz 7 CHz 7 CHz 8 CHz 7 CHz 8	z~6.3 GHz Hz~3 GHz	3 GHz~3.2 GHz <-20 dBc	3 GHz~6.3 GHz <-20 dBc
Amplitude Resolution Signal generator (option) Frequency range Power range VSWR Non-harmonic spurs Harmonic wave	type 0.75 dB 100 kHz~6.3 GH -50 dBm~0 dBm <2.0:1 <-50 dBc 100 kHz~30 MH <-10 dBc <-10 dBc	dz, 10 Hz fo n, 0.25 dB for z 30 MHz	7 each step 1.6 GHz	z~6.3 GHz Hz~3 GHz	3 GHz~3.2 GHz	3 GHz~6.3 GHz
Amplitude Resolution Signal generator (option) Frequency range Power range VSWR Non-harmonic spurs Harmonic wave Second harmonic	type 0.75 dB 100 kHz~6.3 GH -50 dBm~0 dBm <2.0:1 <-50 dBc 100 kHz~30 MH <-10 dBc	dz, 10 Hz fo n, 0.25 dB for z 30 MHz	r each step reach step 30 MH reach GHz 1.6 GHz 4 CHz 4 CHz 5 CHz 7 CHz 7 CHz 7 CHz 7 CHz 8 CHz 7 CHz 8	z~6.3 GHz Hz~3 GHz O dBc O dBc	3 GHz~3.2 GHz <-20 dBc	3 GHz~6.3 GHz <-20 dBc

General				
Input and Output	Power Supply	Type-C (1), dedicated power supply port, please provide 5V 2A peak power supply capacity Allowable voltage range: 4.75~5.25 V, ripple less than 200 mVpp		
	Data	Type-C (2), USB3.0 (USB2.0 Available but bandwidth limited)		
	RF input	SMA (F), Input impedance 50 Ω		
	External reference clock input	MCX (F) (1), amplitude \geq 1.5 Vpp, input impedance 330 Ω		
	External reference clock output	Not supported		
	External trigger input	Integrated in MUXIO, 3.3 V CMOS, input: high impedance		
	External trigger output	Integrated in MUXIO (type C), 3.3 V CMOS		
	Analog IF output	Not supported		
Power Consumption	Peak: 10 W, typical: 7 W~10 W, Power port (5V 2A Max), Data port (5V 1A Max)			
Operating Temperature (ambient temperature /device core temperature)	0~50 °C/0~70 °C (Standard temperature class)			
	-20~65 °C/-20~85 °C (Extended Temperature Class Option) (plastic enclosure and fan not included)			
	-40~65 °C/-40~85 °C (Wide Temperature Class Option) (plastic enclosure and fan not included)			
Storage Temperature (ambient temperature)	-20~70 °C (Standard temperature class)			
	-40~85 °C (Extended temperature class and wide temperature options) (plastic enclosure and fan not included)			
Size and Weight	142x54x16mm, 168 g (Excluding protective case and structural fittings, including connector length) 156x62x22mm, 296 g (Including protective case and structural fittings, including connector length)			
Packaging and Accessories	Flash drive * 1, USB 3.0 cable * 2, Power adapter * 1			

^{*}The typical values of the indicators are applicable for the following conditions: (1) Start up and warm up for 20 minutes; (2) Ambient temperature 25 °C (core temperature 50 °C); (3) SWP-Spurious rejection on; (4) 100MHz analysis bandwidth and IFGainGrade=3; (5) The user shall provide the necessary heat dissipation conditions to ensure that the ambient temperature and the core temperature of the equipment are within the rated range at the same time.

Code	Option	Explanation
01	Built-in OCXO reference clock (hardware opt.)	Providing a reference clock with better stability than the standard configuration, with a temperature drift of<0.15 ppm, increasing the overall power consumption by 0.8 W.
02	Built-in analog signal generator	100 kHz-6.3 GHz signal generator
10	IO extension board (accessory)	Converting the MUXIO interface into multiple MMCX and board to wire connector to facilitate the connection of trigger input, output, and other signals.
11	External GNSS (accessory)	Standard GNSS module connected to MUXIO.
12	External high precision GNSS (accessory)	High precision GNSS module connected to MUXIO.
13	External GNSS disciplined OCXO reference clock (accessory)	Providing GNSS disciplined reference clock and 1PPS, increasing the overall power consumption by 1.1W.
20	Extended temperature class (hardware opt.)	- 20~65 °C/- 20~85 °C(Extended temperature class opt.)
21	Wide temperature class (hardware opt.)	- 40~65 °C/- 40~85 °C(Wide temperature class opt.)

Welcome to $\mathbf{HAROGIC}\ ^{\mathrm{o}}$ Official website http://en.harogic.com/ to know more

Service Mail: info@harogic.com

Service Phone: +86-13912971535

SAM-60 M3 Product Brochure

WhatsApp

